EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER

2000022081

PUBLICATION DATE

21-01-00

APPLICATION DATE

30-06-98

APPLICATION NUMBER

10184850

APPLICANT: MATSUSHITA ELECTRIC IND CO LTD;

INVENTOR:

OKAWA KAZUNOBU;

INT.CL.


: H01L 27/04 H01L 21/822 G01R 31/28

G06F 11/22 G06F 17/50

TITLE

: ARRANGEMENT METHOD OF **BOUNDARY SCAN REGISTER IN** SEMICONDUCTOR INTEGRATED

CIRCUIT



ABSTRACT: PROBLEM TO BE SOLVED: To prevent a wiring from increasing in length so as not to cause a deterioration in signal or timing to induce a quality trouble in a semiconductor integrated circuit which comprises boundary scan registers and a functional core to realize a test of ANSI/IEEE 1149.1 standard.

> SOLUTION: A region where boundary scan register cells 301 to 303 are arranged is provided to the adjacent sides of the I/O circuit cell of a functional core cell 310, the boundary scan register cells 301 to 303 are arranged confronting the I/O circuit cell to form a functional cell where the input/output pins 331 to 334 of the functional core cell and the input/output pins 341 to 346 of the boundary scan register cells are made to serve as outside input/output pins, and the functional cell is arranged on a chip, whereby boundary scan register cells are arranged adjacent to an I/O circuit cell.

COPYRIGHT: (C)2000,JPO